Flashrom

Flashrom Svn Source Tree

Root/trunk/internal.c

1/*
2 * This file is part of the flashrom project.
3 *
4 * Copyright (C) 2009 Carl-Daniel Hailfinger
5 *
6 * This program is free software; you can redistribute it and/or modify
7 * it under the terms of the GNU General Public License as published by
8 * the Free Software Foundation; either version 2 of the License, or
9 * (at your option) any later version.
10 *
11 * This program is distributed in the hope that it will be useful,
12 * but WITHOUT ANY WARRANTY; without even the implied warranty of
13 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
14 * GNU General Public License for more details.
15 *
16 * You should have received a copy of the GNU General Public License
17 * along with this program; if not, write to the Free Software
18 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
19 */
20
21#include <string.h>
22#include <stdlib.h>
23#include "flash.h"
24#include "programmer.h"
25
26#if NEED_PCI == 1
27struct pci_dev *pci_dev_find_filter(struct pci_filter filter)
28{
29struct pci_dev *temp;
30
31for (temp = pacc->devices; temp; temp = temp->next)
32if (pci_filter_match(&filter, temp))
33return temp;
34
35return NULL;
36}
37
38struct pci_dev *pci_dev_find_vendorclass(uint16_t vendor, uint16_t devclass)
39{
40struct pci_dev *temp;
41struct pci_filter filter;
42uint16_t tmp2;
43
44pci_filter_init(NULL, &filter);
45filter.vendor = vendor;
46
47for (temp = pacc->devices; temp; temp = temp->next)
48if (pci_filter_match(&filter, temp)) {
49/* Read PCI class */
50tmp2 = pci_read_word(temp, 0x0a);
51if (tmp2 == devclass)
52return temp;
53}
54
55return NULL;
56}
57
58struct pci_dev *pci_dev_find(uint16_t vendor, uint16_t device)
59{
60struct pci_dev *temp;
61struct pci_filter filter;
62
63pci_filter_init(NULL, &filter);
64filter.vendor = vendor;
65filter.device = device;
66
67for (temp = pacc->devices; temp; temp = temp->next)
68if (pci_filter_match(&filter, temp))
69return temp;
70
71return NULL;
72}
73
74struct pci_dev *pci_card_find(uint16_t vendor, uint16_t device,
75 uint16_t card_vendor, uint16_t card_device)
76{
77struct pci_dev *temp;
78struct pci_filter filter;
79
80pci_filter_init(NULL, &filter);
81filter.vendor = vendor;
82filter.device = device;
83
84for (temp = pacc->devices; temp; temp = temp->next)
85if (pci_filter_match(&filter, temp)) {
86if ((card_vendor ==
87 pci_read_word(temp, PCI_SUBSYSTEM_VENDOR_ID))
88 && (card_device ==
89pci_read_word(temp, PCI_SUBSYSTEM_ID)))
90return temp;
91}
92
93return NULL;
94}
95#endif
96
97#if CONFIG_INTERNAL == 1
98int force_boardenable = 0;
99int force_boardmismatch = 0;
100
101#if defined(__i386__) || defined(__x86_64__)
102void probe_superio(void)
103{
104probe_superio_ite();
105#if 0
106/* Winbond Super I/O code is not yet available. */
107if (superio.vendor == SUPERIO_VENDOR_NONE)
108superio = probe_superio_winbond();
109#endif
110}
111
112int superio_count = 0;
113#define SUPERIO_MAX_COUNT 3
114
115struct superio superios[SUPERIO_MAX_COUNT];
116
117int register_superio(struct superio s)
118{
119if (superio_count == SUPERIO_MAX_COUNT)
120return 1;
121superios[superio_count++] = s;
122return 0;
123}
124
125#endif
126
127int is_laptop = 0;
128int laptop_ok = 0;
129
130static void internal_chip_writeb(const struct flashctx *flash, uint8_t val,
131 chipaddr addr);
132static void internal_chip_writew(const struct flashctx *flash, uint16_t val,
133 chipaddr addr);
134static void internal_chip_writel(const struct flashctx *flash, uint32_t val,
135 chipaddr addr);
136static uint8_t internal_chip_readb(const struct flashctx *flash,
137 const chipaddr addr);
138static uint16_t internal_chip_readw(const struct flashctx *flash,
139 const chipaddr addr);
140static uint32_t internal_chip_readl(const struct flashctx *flash,
141 const chipaddr addr);
142static void internal_chip_readn(const struct flashctx *flash, uint8_t *buf,
143const chipaddr addr, size_t len);
144static const struct par_programmer par_programmer_internal = {
145.chip_readb= internal_chip_readb,
146.chip_readw= internal_chip_readw,
147.chip_readl= internal_chip_readl,
148.chip_readn= internal_chip_readn,
149.chip_writeb= internal_chip_writeb,
150.chip_writew= internal_chip_writew,
151.chip_writel= internal_chip_writel,
152.chip_writen= fallback_chip_writen,
153};
154
155enum chipbustype internal_buses_supported = BUS_NONE;
156
157static int internal_shutdown(void *data)
158{
159release_io_perms();
160return 0;
161}
162
163int internal_init(void)
164{
165#if __FLASHROM_LITTLE_ENDIAN__
166int ret = 0;
167#endif
168int force_laptop = 0;
169int not_a_laptop = 0;
170char *arg;
171
172arg = extract_programmer_param("boardenable");
173if (arg && !strcmp(arg,"force")) {
174force_boardenable = 1;
175} else if (arg && !strlen(arg)) {
176msg_perr("Missing argument for boardenable.\n");
177free(arg);
178return 1;
179} else if (arg) {
180msg_perr("Unknown argument for boardenable: %s\n", arg);
181free(arg);
182return 1;
183}
184free(arg);
185
186arg = extract_programmer_param("boardmismatch");
187if (arg && !strcmp(arg,"force")) {
188force_boardmismatch = 1;
189} else if (arg && !strlen(arg)) {
190msg_perr("Missing argument for boardmismatch.\n");
191free(arg);
192return 1;
193} else if (arg) {
194msg_perr("Unknown argument for boardmismatch: %s\n", arg);
195free(arg);
196return 1;
197}
198free(arg);
199
200arg = extract_programmer_param("laptop");
201if (arg && !strcmp(arg, "force_I_want_a_brick"))
202force_laptop = 1;
203else if (arg && !strcmp(arg, "this_is_not_a_laptop"))
204not_a_laptop = 1;
205else if (arg && !strlen(arg)) {
206msg_perr("Missing argument for laptop.\n");
207free(arg);
208return 1;
209} else if (arg) {
210msg_perr("Unknown argument for laptop: %s\n", arg);
211free(arg);
212return 1;
213}
214free(arg);
215
216arg = extract_programmer_param("mainboard");
217if (arg && strlen(arg)) {
218lb_vendor_dev_from_string(arg);
219} else if (arg && !strlen(arg)) {
220msg_perr("Missing argument for mainboard.\n");
221free(arg);
222return 1;
223}
224free(arg);
225
226get_io_perms();
227if (register_shutdown(internal_shutdown, NULL))
228return 1;
229
230/* Default to Parallel/LPC/FWH flash devices. If a known host controller
231 * is found, the host controller init routine sets the
232 * internal_buses_supported bitfield.
233 */
234internal_buses_supported = BUS_NONSPI;
235
236/* Initialize PCI access for flash enables */
237pacc = pci_alloc();/* Get the pci_access structure */
238/* Set all options you want -- here we stick with the defaults */
239pci_init(pacc);/* Initialize the PCI library */
240pci_scan_bus(pacc);/* We want to get the list of devices */
241
242if (processor_flash_enable()) {
243msg_perr("Processor detection/init failed.\n"
244 "Aborting.\n");
245return 1;
246}
247
248#if defined(__i386__) || defined(__x86_64__)
249/* We look at the cbtable first to see if we need a
250 * mainboard specific flash enable sequence.
251 */
252coreboot_init();
253
254dmi_init();
255
256/* In case Super I/O probing would cause pretty explosions. */
257board_handle_before_superio();
258
259/* Probe for the Super I/O chip and fill global struct superio. */
260probe_superio();
261#else
262/* FIXME: Enable cbtable searching on all non-x86 platforms supported
263 * by coreboot.
264 * FIXME: Find a replacement for DMI on non-x86.
265 * FIXME: Enable Super I/O probing once port I/O is possible.
266 */
267#endif
268
269/* Check laptop whitelist. */
270board_handle_before_laptop();
271
272/* Warn if a non-whitelisted laptop is detected. */
273if (is_laptop && !laptop_ok) {
274msg_perr("========================================================================\n");
275if (is_laptop == 1) {
276msg_perr("WARNING! You seem to be running flashrom on an unsupported laptop.\n");
277} else {
278msg_perr("WARNING! You may be running flashrom on an unsupported laptop. We could\n"
279 "not detect this for sure because your vendor has not setup the SMBIOS\n"
280 "tables correctly. You can enforce execution by adding\n"
281 "'-p internal:laptop=this_is_not_a_laptop' to the command line, but\n"
282 "please read the following warning if you are not sure.\n\n");
283}
284msg_perr("Laptops, notebooks and netbooks are difficult to support and we\n"
285 "recommend to use the vendor flashing utility. The embedded controller\n"
286 "(EC) in these machines often interacts badly with flashing.\n"
287 "See http://www.flashrom.org/Laptops for details.\n\n"
288 "If flash is shared with the EC, erase is guaranteed to brick your laptop\n"
289 "and write may brick your laptop.\n"
290 "Read and probe may irritate your EC and cause fan failure, backlight\n"
291 "failure and sudden poweroff.\n"
292 "You have been warned.\n"
293 "========================================================================\n");
294
295if (force_laptop || (not_a_laptop && (is_laptop == 2))) {
296msg_perr("Proceeding anyway because user forced us to.\n");
297} else {
298msg_perr("Aborting.\n");
299exit(1);
300}
301}
302
303#if __FLASHROM_LITTLE_ENDIAN__
304/* try to enable it. Failure IS an option, since not all motherboards
305 * really need this to be done, etc., etc.
306 */
307ret = chipset_flash_enable();
308if (ret == -2) {
309msg_perr("WARNING: No chipset found. Flash detection "
310 "will most likely fail.\n");
311} else if (ret == ERROR_FATAL)
312return ret;
313
314#if defined(__i386__) || defined(__x86_64__)
315/* Probe unconditionally for IT87* LPC->SPI translation and for
316 * IT87* Parallel write enable.
317 */
318init_superio_ite();
319#endif
320
321board_flash_enable(lb_vendor, lb_part);
322
323/* Even if chipset init returns an error code, we don't want to abort.
324 * The error code might have been a warning only.
325 * Besides that, we don't check the board enable return code either.
326 */
327#if defined(__i386__) || defined(__x86_64__) || defined (__mips)
328register_par_programmer(&par_programmer_internal, internal_buses_supported);
329return 0;
330#else
331msg_perr("Your platform is not supported yet for the internal "
332 "programmer due to missing\n"
333 "flash_base and top/bottom alignment information.\n"
334 "Aborting.\n");
335return 1;
336#endif
337#else
338/* FIXME: Remove this unconditional abort once all PCI drivers are
339 * converted to use little-endian accesses for memory BARs.
340 */
341msg_perr("Your platform is not supported yet for the internal "
342 "programmer because it has\n"
343 "not been converted from native endian to little endian "
344 "access yet.\n"
345 "Aborting.\n");
346return 1;
347#endif
348}
349#endif
350
351static void internal_chip_writeb(const struct flashctx *flash, uint8_t val,
352 chipaddr addr)
353{
354mmio_writeb(val, (void *) addr);
355}
356
357static void internal_chip_writew(const struct flashctx *flash, uint16_t val,
358 chipaddr addr)
359{
360mmio_writew(val, (void *) addr);
361}
362
363static void internal_chip_writel(const struct flashctx *flash, uint32_t val,
364 chipaddr addr)
365{
366mmio_writel(val, (void *) addr);
367}
368
369static uint8_t internal_chip_readb(const struct flashctx *flash,
370 const chipaddr addr)
371{
372return mmio_readb((void *) addr);
373}
374
375static uint16_t internal_chip_readw(const struct flashctx *flash,
376 const chipaddr addr)
377{
378return mmio_readw((void *) addr);
379}
380
381static uint32_t internal_chip_readl(const struct flashctx *flash,
382 const chipaddr addr)
383{
384return mmio_readl((void *) addr);
385}
386
387static void internal_chip_readn(const struct flashctx *flash, uint8_t *buf,
388const chipaddr addr, size_t len)
389{
390memcpy(buf, (void *)addr, len);
391return;
392}
393

Archive Download this file

Revision: HEAD